


Lab 2 Report

By Lyndon White 20 361 362

Results

B) Find V_{IH} , V_{IL} , V_M for $\frac{W_p}{W_n} = 2$



for V_{IH} , V_{IL} slope = -1.

Eyeballing the Graph, and using the cursor: $V_{IL} = 1.30V$, $V_{IH} = 1.48$.


V_M is the point where $V_{in} = V_{out}$,

to find this a Plot of $V_2 = V_{in}$ was added., Where this intersects the curve

$V_{out} = V_{in} = V_m = 1.38V$

C Investigate relationship between Wp/Wn and Vm

Wp/Wn	Vm (volts)
1/4=0.25	0.966
1/2=0.5	1.110
1/1=1	1.258
3/2=1.5	1.335
2/1=2	1.400
4/1=4	1.530



We see that as the PMOS becomes wider compared to the NMOS the Vm increases. At Vm both the PMOS and Nmos are in saturation, they are acting as resistors.

Thus we have a voltage divider.
$$V_m = \frac{R_n}{(R_n + R_p)} \propto \frac{1/W_n}{(1/W_n + 1/W_p)} \propto \frac{W_p}{(W_n + W_p)}$$





Ie the wider the PMOS compared to the NMOS the higher the Vm.

The CMOS inverter is quiet robust. Vm stays relitively constant over the change. In the tests we increased Wp/Wn ratio by 16 fold. The Vm only increased by little over 0.5 Volts.


D) How to change the switching threshold to get a correct output response.

If the Zero value is noisy then we must raise the switching threshold, to do this we would make the Pmos wider, or the NMOS narrower.

If the One voltage is noisy then some times the Ones might look like zeros, unless we lower the switching voltage.

Noisy Zero (1.4V) (Vin Green, Vout Red)	Noisy One (1.2V) (Vin Green, Vout Red)
Without Correction (Wp/Wn=2) 	Without Correction (Wp/Wn=2) 
With Correction (Wp/Wn=8) 	With Correction (Wp/Wn=1/4) 

E) Investigate how scaling V_{DD} affects the Voltage Transfer Curve (VTC) of the inverter



We can see that as V_{dd} decreases:

- The curve moves to the left, so V_m decreases.
- The slope becomes steeper thus difference between V_{IL} and V_{IH} decreases.
- The curve becomes smaller – lower output and input voltages can be used.

F) Find W_p/W_n ratio for Symmetric Propagation Delay

Though experimentation I found that a ratio of $W_p/W_n=1.13/1$ achieved a symmetric $t_{pLH}=t_{pHL}=6.94\text{ns}$.

This is because the resistance is, $R \propto \frac{1}{\left(\mu C_{ox} \left(\frac{W}{L}\right)\right)}$ where μ is the carrier mobility.

The mobility of holes is much lower than that of electrons. Thus to counter act it – to make its resistance the same as for a NMOS, we must increase its (relative) width.

The lecture notes suggest that $\mu_n=500 \mu_p=180$, which would actually suggest a that W_p/W_n ratio should be much higher than what I found. However increasing the width also increases the parasitic capacitances which increases the time.

G investigate relationship between W_p/W_n and Propagation Delays

W_p (um)	W_n (um)	T_{LpH} (ns)	T_{pHL} (ns)	T_p	W_n+W_p (um)	
	4	1	2	6.95	4.48	5
	3.5	1	2.33	6.92	4.63	4.5
	3	1	2.71	6.91	4.81	4
	2.5	1	3.38	6.93	5.16	3.5
	2	1	4	6.95	5.47	3
	1.5	1	5.5	6.92	6.21	2.5
	1	1	7.63	6.95	7.29	2
	1	1.5	7.5	5.04	6.27	2.5
	1	2	7.48	3.47	5.48	3
	1	2.5	7.48	2.89	5.18	3.5
	1	3	7.49	2.52	5.01	4
	1	3.5	7.48	2.17	4.82	4.5
	1	4	7.48	1.78	4.63	5

We see that, the rise time is roughly proportional to W_p (though it is also proportional to a lesser degree on the $1/W_n$). The converse is to for the fall time.

We see that the average propagation delay is proportional to the sum of the widths.

H investigate relationship between Vdd and Propagation Delays

Note: in this experiment, unlike in E, I have explicitly limited the Gate voltage to be less than/equal to VDD.

Vdd (volts)	T_{LPH} (ns)	T_{pHL} (ns)	T_p (ns)
0.4		2859.14 <Evaluation Failed>	
0.58		159.88	185.38
0.75		56.63	65.18
0.93		32.25	37.03
1.1		24.61	25.59
1.28		17.96	19.88
1.45		14.42	16.35
1.63		12.14	12.74
1.8		11.11	11.26
1.98		9.51	10.13
2.15		8.34	9.26
2.33		6.99	8.21
2.5		6.99	6.95

As expected, when $V_{dd}=0.4$, which is equal in magnitude to the V_t of the transistors, the inverter fails to function.

For the other results we see that T_p is inversely proportional to the V_{dd} . It falls off in the expected shape for a reciprocal relationship. At voltages further from the point in which symmetric response was calculated (2.5) the propagation delays are less symmetrical.

I) Various Inverters

A) Traditional Inverter

This is the traditional design for an inverter that has been simulated throughout all earlier questions in this lab.

Advantages:

- Actually works as an inverter.
- Full output swing
- No static power dissipation


Disadvantages:

- Uses a PMOS, which is expensive.

B) Upside down “inverter” (Buffer)

V _{in}	Initial V _{out}	NMOS State	PMOS State	Final V _{out}
High (2.5v)	Low	On	Off	High (2.1v)
High (2.5v)	High	Off	Off	High
Low (0v)	High	Off	On	Low (0.4v)
Low (0v)	Low	Off	Off	Low

Roughly this device is a buffer. The output is the same as the input (but weaker).



Advantages

- No static power dissipation
- Uses only 2 transistors, vs the 4 required for the double inverter buffer

Disadvantages

- Not an inverter
- Doesn't have full output swing

C) PMOS only “inverter”

Send a High, and output is floating. When floating the output will start at what is was before but slowly (due to leakage) fall.


Send a Low, and output is connected to a short circuit between Vdd and Ground – both transistors are on, so it acts as a voltage divider.

However as the top Vbs is nonzero so, it is affected by body effect. This increases its Vt, increasing its apparent resistance (nonlinearly), when using the switch resistor model¹.

So $R_{bottom} > R_{top}$:

$$V_{out} = V_{dd} \frac{R_{bottom}}{(R_{bottom} + R_{top})} > \frac{V_{dd}}{2} = 1.25V$$

Vin	Top PMOS State	Bottom PMOS State	Vout
High (2.5v)	Off	Off	Floating
Low (0v)	On	On	>1.25v Actual: 1.89V



Advantages

- None – not useful

Disadvantages

- Static Power Disipation if input low
- Doesn't act as a inverter

¹ Switch resistor model doesn't really work when considering body effect. This is quiet hand wavy.

D) NMOS only “inverter”

Send a Low, and output floating. When floating the output will start the same as before but slowly (due to leakage) fall.


Send a High, and output is connected to a short circuit between V_{dd} and Ground – both transistors are on, so it acts as a voltage divider.

However the top NMOS V_{BS} is nonzero so, it is affected by body effect. This increases its V_t, and has a nonlinear effect, increasing its apparent resistance, when using the switch resistor model².

So R_{top} > R_{bottom}:

$$V_{out} = V_{dd} \frac{R_{bottom}}{(R_{bottom} + R_{top})} < \frac{V_{dd}}{2} = 1.25V$$

Vin	Top NMOS State	Bottom NMOS State	Vout
High (2.5v)	On	On	<1.25v Actual: 0.615V
Low (0v)	Off	Off	Floating



Advantages


- None – not useful

Disadvantages

- Static Power Disipation if input High
- Doesn't act as an inverter

2 Switch resistor model doesn't really work when considering body effect. This is quiet hand wavy.

J) NAND gate





Worst Case Fall time is AB=00, $T_{pHL}=3.58\text{ns}$.

Worst Case Rise Time is AB=10., $t_{pLH}=2.08\text{ns}$

This is slightly lower than AB=01, which has a rise time of 1.75ns, this is due to capacitance between the 2 NMOSes.

K) NOR gate



Worst Case Rise Time is AB=11., $tp_{LH}=4.1ns$

As expected this is longer than the worst case rise time for the NAND gate above because of the lower mobility of PMOS

Worst Case Fall time is AB=01, $tp_{HL}=1.78ns$.

This is slightly lower than AB=10, which has a fall time of 1.74ns, this is due to capacitance between the 2 PMOSes.