Lab 2 Report

By Lyndon White 20 361 362

Results

 V_M is the point where $V_{i,n} = V_{out}$,

to find this a Plot of $\quad V_{2} \! = \! V_{in} \quad$ was added., Where this intersects the curve $V_{out} = V_{in} = V_{m} = 1.38V$

C Investigate relationship between Wp/Wn and Vm

We see that as the PMOS becomes wider compared to the NMOS the Vm increases. At Vm both the PMOS and Nmos are in saturation, they are acting as resistors.

Thus we have a voltage divider. *Rn* $(R_n + R_p)$ $\propto \frac{1/W_n}{\sqrt{1+W_1}$ $(1/W_n+1/W_p)$ $\propto \frac{W_p}{\sqrt{W_p}}$ (W_n+W_p)

Ie the wider the PMOS compared to the NMOS the higher the Vm.

The CMOS inverter is quiet robust. Vm stays relitively constant over the change. In the tests we increased Wp/Wn ratio by 16 fold. The Vm only increased by little over 0.5 Volts.

D) How to change the switching threshold to get a correct output response.

If the Zero value is noisy then we must raise the switching threshold, to do this we would make tihe Pmos wider, or the NMOS narrower.

If the One voltage is noise then some times the Ones might look l;ike zeros, unless we lower the switching voltage.

E) Investigate how scaling V_{DD} affects the Voltage Transfer Curve (VTC) of the inverter

We can see that as Vdd decreases:

- The curve moves to the left, so Vm decreases.
- The slope becomes steeper thus difference between V_{\parallel} and V_{\parallel} decreases.
- The curve becomes smaller lower output and input voltages can be used.

F) Find Wp/Wn ratio for Symmetric Propagation Delay

Though experimentation I found that a ratio of Wp/Wn=1.13/1 achieved a symmetric t_{pLH} = t_{pHL} =6.94ns.

This is because the resistance is ,

$$
R \propto \frac{1}{\left(\mu C_{ox} \left(\frac{W}{L}\right)\right)}
$$
 where μ is the carrier mobility.

The mobility of holes is much lower than that of elections. Thus to counter act it $-$ to make its resistance the same as for a NMOS, we must increase its (relative) width.

The lecture notes suggest that $\mu_n = 500 \mu_p = 180$, which would actually suggest a that Wp/Wn ratio should be much higher than what I found. However increasing the width also increases the parasitic capacitances which increases the time.

G investigate relationship between Wp/Wn and Propagation Delays

We see that, the rise time is roughly proportional to Wp (though it is also proportional to a lesser degree on the 1/Wn). The converse is to for the fall time.

We see that the average propagation delay is proportional to the sum of the widths.

H investigate relationship between Vdd and Propagation Delays

Note: in this experiement, unlike in E, I have explictly limmited the Gate voltage to be less than/equal to VDD.

As expected, when Vdd=0.4, which is equal in magnitude to the Vt of the transistors, the inverter fails to function.

For the other results we see that Tp is inversely proportional to the Vdd. It falls off in the expected shape for a reciprocol relationship. At voltages furthur from the point in which symetric response was calculated (2.5) the propergation delays are less symetrical.

I) Various Inverters

A) Traditional Inverter

This is the traditional design for an inverter that has been simulated thoughout all earlier questions in this lab.

Advatages:

- Actually works as a inverter.
- Full output swing
- No static power disipation

Disadvantages:

• Uses a PMOS, which is expensive.

B) Upside down "inverter" (Buffer)

Roughly this device is a buffer. The output is the same as the input (but weaker).

Advantages

- No static power disipation
- Uses only 2 transistors, vs the 4 required for the double inverter buffer

Disadvantages

- Not a inverter
- Doesn't have full output swing

C) PMOS only "inverter"

Send a High, and output is floating. When floating the output will start at what is was before but slowly (due to leakage) fall.

Send a Low, and output is connected to a short circuit between Vdd and Ground – both transistors are on, so it acts as a voltage devider.

However as the top Vbs is nonzero so, it is affected by body effect. This increases its Vt, increasing its apparent resistance (nonlinearly), when using the switch resistor model^{[1](#page-8-0)}.

So $R_{bottom} > R_{top}$:

$$
V_{out} = V_{dd} \frac{R_{bottom}}{(R_{bottom} + R_{top})} > \frac{V_{dd}}{2} = 1.25 \text{v}
$$

 μ and $\frac{1}{2}$

Advantages

• None – not useful

Disadvantages

- Static Power Disipation if input low
- Doesn't act as a inverter

¹ Switch resistor model doesn't really work when considering body effect. This is quiet hand wavy.

D) NMOS only "inverter"

Send a Low, and output floating. When floating the output will start the same as before but slowly (due to leakage) fall.

Send a High, and output is connected to a short circuit between Vdd and Ground – both transistors are on, so it acts as a voltage devider.

However the top NMOS V_{BS} is nonzero so, it is affected by body effect. This increases its Vt, and has a nonlinear effect, increasing its apparent resistance, when using the switch resistor model^{[2](#page-9-0)}.

So R_{top} > R_{bottom} :

$$
V_{out} = V_{dd} \frac{R_{bottom}}{(R_{bottom} + R_{top})} < \frac{V_{dd}}{2} = 1.25 \text{V}
$$

Advantages

None – not useful

Disadvantages

- Static Power Disipation if input High
- Doesn't act as a inverter

² Switch resistor model doesn't really work when considering body effect. This is quiet hand wavy.

J) NAND gate

Worst Case Fall time is AB=00, Tp_{HL}=3.58ns.

Worst Case Rise Time is AB=10., tp_{LH}=2.08ns

This is slightly lower that AB=01 , which has a rise time of 1.75ns, this is due to capacitance between the 2 NMOSes.

K) NOR gate

Worst Case Rise Time is AB=11., tp_{LH}=4.1ns

As expected this is longer that the worst case rise time for the NAND gate above because of the lower mobility of PMIOS

Worst Case Fall time is AB=01, Tp_{HL}=1.78ns.

This is slightly lower that AB=10 , which has a fall time of 1.74ns, this is due to capacitance between the 2 PMOSes.